An energy-efficient reconfigurable analog-to-digital converter for orthopedic implants
نویسندگان
چکیده
This paper presents a pipelined analog to digital converter (ADC) with reconfigurable resolution and sampling rate for biomedical applications. Significant power saving is achieved by turning off the sample-andhold stage and the first two pipeline stages of the ADC instead of turning off the last two stages. The reconfiguration scheme allows having three modes of operation with variable resolutions and sampling rates. Reconfigurable operational transconductance amplifiers and an interference elimination technique have been employed to optimize power-speed-accuracy performance in biomedical instrumentation. The proposed ADC exhibits a 56.9 dB SNDR with 35.4 mW power consumption in 10-bit, 40 MS/s mode and 49.2 dB SNDR with only 7.9 mW power consumption in 8-bit, 2.5 MS/s mode. The area of the core layout is 1.9 mm in a 0.35 lm bulk-CMOS process.
منابع مشابه
Designing an Integrated All-Optical Analog to Digital Converter
We present the procedure for designing a high speed and low power all-optical analog to digital converter (AO-ADC), by integrating InGaAsP semiconductor optical amplifier (SOA) with InP based photonic crystal (PhC) drop filters. The self-phase modulation in the SOA can shift the frequency of the Gaussian input pulse. The two output PhC based drop filters are designed to appropriately code the f...
متن کاملAn Architecture for a Reconfigurable Charge- Summation Based Adc
Presented in this paper is a low power, area efficient reconfigurable analog-to-digital (ADC) converter, utilising a charge-summation technique with a switched-capacitor implementation. Using a non-inverting switched-capacitor integrator a staircase ramp is produced using switching capacitors and a fixed reference voltage, as opposed to a linear ramp. The advantage of the charge summation techn...
متن کاملOptimal fast digital error correction method of pipelined analog to digital converter with DLMS algorithm
In this paper, convergence rate of digital error correction algorithm in correction of capacitor mismatch error and finite and nonlinear gain of Op-Amp has increased significantly by the use of DLMS, an evolutionary search algorithm. To this end, a 16-bit pipelined analog to digital converter was modeled. The obtained digital model is a FIR filter with 16 adjustable weights. To adjust weights o...
متن کاملReconfigurable Analog to Digital Converters for Low Power Wireless Applications
The commercialization of Marconi’s radio transmission and reception, along with the development of integrated circuits in the 1960’s have facilitated many new consumer products for wireless communication, where the mobile phones or handsets are one. These handsets started out as a portable phone, mounted in cars, and have with time added additional services as Short Message Service, and have to...
متن کاملDesigning Reconfigurable Multi-Standard Analog Baseband Front-End for 4G Mobile Terminals: System Level Design
This paper presents the system-level design of a wireless receiver’s analog baseband front-end, which satisfies the standards of 4G mobile communications. An analysis of different topologies for wireless receivers suited for multistandard purposes is performed. The Zero-IF architecture is chosen and design issues of analog baseband blocks are outlined, regarding a multi-standard solution. A det...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2013